

ASM1064 SATA Host Controller Datasheet

Copyright Notice:

Copyright © 2008, ASMedia TECHNOLOGY INC. All Rights Reserved.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH PRODUCTS OF ASMEDIA TECHNOLOGY INC. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN ASMEDIA'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, ASMEDIA ASSUMES NO LIABILITY WHATSOEVER, AND ASMEDIA DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF ASMEDIA PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Products of ASMEDIA TECHNOLOGY INC. are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

ASMedia may make changes to specifications and product descriptions at any time, without notice.

ASMedia TECHNOLOGY INC. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Contact your local ASMedia sales office or your agent to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other ASMedia literature may be obtained by calling +886-2-22196088 or by visiting ASMedia's website at www.asmedia.com.tw.

ASMedia and ASMedia logo are trademarks or registered trademarks of ASMedia TECHNOLOGY INC. in Taiwan and other countries.

© 2008 祥碩科技股份有限公司，著作權所有，並保留一切權利

本文資料為與祥碩科技股份有限公司之產品相關。本文並未明示或默示授權任何智慧財產權予第三人。除在祥碩科技股份有限公司對該產品提供的買賣條款及條件以外，祥碩科技股份有限公司免於擔負任何責任，且不對產品的買賣及使用做任何明示或默示的保證，包含產品適於特殊使用目的、以及產品不侵害任何專利權、著作權或其他智慧財產權。祥碩科技股份有限公司之產品不用於醫療的、救助生命的、生命維持的、安全控管系統或核子設施等用途之上。

祥碩科技股份有限公司可隨時不經通知，逕行增訂或修改產品規格及描述。

本文之相關專利權、申請中之專利權、商標權、著作權及其餘智慧財產權均屬祥碩科技股份有限公司所有。本文及其他資訊並未明示或默示的提供任何專利、商標、著作權及其餘智慧財產權之授權。

請於下產品訂單前，先聯絡當地的祥碩科技銷售處或代理商以取得最新的產品規格書。

本文提及之有訂單號碼之文件或其他詳細資料可參閱祥碩科技網站 www.asmedia.com.tw 或撥打 +886-2-22196088

ASMEDIA 和 ASMEDIA 商標均為祥碩科技股份有限公司在台灣和其他國家的註冊商標或商標。

Office:

ASMedia Technology, Inc.

6F, No.115, Minquan Rd., Xindian District, New Taipei City 231, Taiwan, R.O.C.

<http://www.asmedia.com.tw>

Tel: 886-2-2219-6088

Fax: 886-2-2219-6080



Environmentally hazardous materials are not used in this product.

Revision History

Rev.	Date	Description
0.1	May 2, 2019	First release
0.2	July 8, 2019	Fix pin description
0.3	July 25, 2019	1. Add strapping information in pin description 2. Change strapping pin note 3. Fix UPE_CLK* to PECLK* 4. Add chip temperature information 5. Add chip power consumption data

Table of Contents

1.	Introduction	5
1.1	Features of ASM1064	5
1.2	Branding and Part Number	6
1.3	ASM1064 Block Diagram.....	7
2.	Function Description	8
2.1	SATA port/LED/DEVSLP mapping	8
3.	Pin Assignment	9
4.	Pin Descriptions	10
4.1	Upstream PCI Express [®] Interface	10
4.2	Downstream SATA Interface	10
4.3	Miscellaneous Pins	10
4.4	Power/Ground Pins	11
4.5	Strap Information	12
5.	Power Sequence and Timing.....	13
6.	Electrical Characteristic.....	14
6.1	Power Rail Specification	14
6.1.1	Absolute Maximum Ratings	14
6.1.2	Recommended Operating Conditions.....	14
6.2	DC Characteristic	15
6.3	System Clock Specification	15
6.3.1	System Clock Description	15
6.3.2	System Clock Input Frequency Specification	15
7.	Power Consumption	17
8.	Package Information	18
8.1	Package Overview.....	18
8.2	Chip temperature.....	19

Figure List

Figure 1 ASM1064 Block Diagram.....	7
Figure 2 Pin Assignment.....	9
Figure 3 Strap timing diagram	12
Figure 4 Power Sequence	13
Figure 5 Package information	18

Table List

Table 1 SATA port / LED / DEVSLP mapping	8
Table 2 Upstream Interface	10
Table 3 Downstream SATA Interface	10
Table 4 Miscellaneous Pins	10
Table 5 Power/Ground Pins	11
Table 6 Strap Information	12
Table 7 Strap timing requirement	12
Table 8 Power Sequence Timing	13
Table 9 Absolute Maximum Ratings	14
Table 10 Recommended Operating Conditions	14
Table 11 Electrical Characteristic of Digital Pins (GPIO, Miscellaneous)	15
Table 12 System Clock Description	15
Table 13 Crystal AC Specification	15
Table 14 Clock Oscillator Electrical Specification	16
Table 15 UPE_CLK AC Specification	16
Table 16 power consumption	17
Table 17 Chip temperature equation	19

1. Introduction

ASM1064, a SATA host controller(AHCI) with upstream PCIe Gen3 x1 and downstream four SATA Gen3 ports. It's a low latency, low cost and low power AHCI controller. With four SATA ports and cascaded port multipliers, ASM1064 can enable users to build up various high speed IO systems, including server, high capacity system storage or surveillance platforms.

1.1 Features of ASM1064

PCIe interface

- 1- lane PCIe® connecting with root port
- Automatic detection of lane configuration on boot-up
- Supporting transfer rate of 2.5Gb(250MB/s), 5Gb(500MB/s) or 8Gb(1GB/s) per lane
- Support L0s/L1/L23/L3 power saving states
- Support L1 substate deep power saving mode
- Support LTR
- Support AER
- Support SRIS
- Max Payload Size = 512Byte


SATA interface

- AHCI SPEC Rev. 1.4
- Four SATA Gen3 (6GBps) ports
- Support NCQ
- Support SATA LED
- Supported port multiplier command based switching
- Support Partial/Slumber power management
- Support Device Sleep power management

General Features

- 25MHz Crystal
- Support SSC for both PCIe and SATA
- GPIO for extra IO control
- Package type: 8x8 QFN64


1.2 Branding and Part Number



1. asmedia: ASMedia Logo
2. ASM1064: Product Name
3. B: Version of ASMedia Logo
4. XXXXXXXXXXXX: Serial No. Reserved for Vendor
5. YYWW: Date Code

1.3 ASM1064 Block Diagram

Figure 1 ASM1064 Block Diagram



2. Function Description

2.1 SATA port/LED/DEVSLP mapping

Table 1 SATA port / LED / DEVSLP mapping

SATA port	LED	DEVSLP
ST(R)XP(N)0	LED_S0	DEVSLP0
ST(R)XP(N)1	LED_S1	DEVSLP1
ST(R)XP(N)2	LED_S2	DEVSLP2
ST(R)XP(N)3	LED_S3	DEVSLP3

3. Pin Assignment




Figure 2 Pin Assignment

4. Pin Descriptions

4.1 Upstream PCI Express® Interface

Table 2 Upstream Interface

Pin Name	Pin No.	Type	Voltage	Functional Description
PERXP0	33	A-I	VDD105	Upstream PCIe® Lane 0 Receive positive
PERXN0	34	A-I	VCC25	Upstream PCIe® Lane 0 Receive negative
PETXP0	36	A-O		Upstream PCIe® Lane 0 Transmit positive
PETXN0	37	A-O		Upstream PCIe® Lane 0 Transmit negative
PECLKP	53	A-I		PCIe® clock input positive
PECLKN	54	A-I		PCIe® clock input negative
CLKREQN	41	OD	VCC33	PCIe® clock request
PERSTN	21	I	VCC33	PCIe® reset
REXT	49	A-I	VCC25	External Reference Resistor with 12.1K ohm to GND for PCI Express

4.2 Downstream SATA Interface

Table 3 Downstream SATA Interface

Pin Name	Pin No.	Type	Voltage	Functional Description
SRXP0	31	A-I	VDD105	SATA Port 0 Receive positive
SRXN0	30	A-I	VCC25	SATA Port 0 Receive negative
STXP0	28	A-O		SATA Port 0 Transmit positive
STXN0	29	A-O		SATA Port 0 Transmit negative
SRXP1	23	A-I		SATA Port 1 Receive positive
SRXN1	24	A-I		SATA Port 1 Receive negative
STXP1	26	A-O		SATA Port 1 Transmit positive
STXN1	25	A-O		SATA Port 1 Transmit negative
SRXP2	10	A-I		SATA Port 2 Receive positive
SRXN2	9	A-I		SATA Port 2 Receive negative
STXP2	7	A-O		SATA Port 2 Transmit positive
STXN2	8	A-O		SATA Port 2 Transmit negative
SRXP3	2	A-I		SATA Port 3 Receive positive
SRXN3	3	A-I		SATA Port 3 Receive negative
STXP3	5	A-O		SATA Port 3 Transmit positive
STXN3	4	A-O		SATA Port 3 Transmit negative
LED_S0	61	OD	VCC33	SATA Port 0 LED
LED_S1	20	OD		SATA Port 1 LED
LED_S2	19	OD		SATA Port 2 LED
LED_S3	18	OD		SATA Port 3 LED
DEVSLP0	59	I/O		SATA Port 0 Device Sleep / GPIO
DEVSLP1	58	I/O		SATA Port 1 Device Sleep / GPIO
DEVSLP2	57	I/O		SATA Port 2 Device Sleep / GPIO
DEVSLP3	56	I/O		SATA Port 3 Device Sleep / GPIO

4.3 Miscellaneous Pins

Table 4 Miscellaneous Pins

Pin Name	Pin No.	Type	Voltage	Functional Description
TESTEN	17	I	VCC33	Test enable
UART_TX	14	O		UART Transmit /test purpose (Strapping of SRIS mode, SRIS_EN#)

UART_RX	15	I	UART Receive
SPI_SDIO	63	I/O	SPI Interface, Data in/out (Strapping of SATA SSC enable, SSSC_EN)
SPI_CLK	62	I/O	SPI Interface, Clock (Strapping of PCIe SSC enable, PSSC_EN)
SPI_CS	64	O	SPI Interface, Chip Select
I2CS_CLK	12	I/O	I2C clock
I2CS_DAT	13	I/O	I2C data
XI	51	I	Crystal in
XO	52	O	Crystal out
GPIO0	48	I/O	General Purpose Input/Output 0
GPIO1	47	I/O	General Purpose Input/Output 1
GPIO2	46	I/O	General Purpose Input/Output 2
GPIO3	45	I/O	General Purpose Input/Output 3
GPIO4	44	I/O	General Purpose Input/Output 4
GPIO5	43	I/O	General Purpose Input/Output 5

4.4 Power/Ground Pins

Table 5 Power/Ground Pins

Pin Name	Pin No.	Voltage/GND	Description
VCC25	6, 27	2.5V	PHY power (PCIe)
VCC25P	35	2.5V	PHY power (SATA)
VCC25CK	50	2.5V	PHY power (Clock Gen)
VCC25O	39	2.5V	LDO power output
VCC33	16, 40, 60	3.3V	Digital IO Power
VDD105	1, 11, 22, 32, 38, 42, 55	1.05V	Core Logic Power

4.5 Strap Information

Table 6 Strap Information

Strapping pins	Function
TESTEN	Test mode enable 1: Test mode 0: Function mode
SRIS_EN#	SRIS mode 1: SRIS mode disable 0: SRIS mode enable
PSSC_EN	PCIe SSC enable 1: PCIe SSC enable 0: PCIe SSC disable
SSSC_EN	SATA SSC enable 1: SATA SSC enable 0: SATA SSC disable

Note: PSSC_EN is available only when SRISP_EN# = 1'b0. If SRISP_EN# = 1'b1, PCIe SSC follows 100MHz clock source.

Strap timing requirement




Figure 3 Strap timing diagram

Table 7 Strap timing requirement

	Parameter	Min	Max	Unit
T_s	Setup time for capture	1		ms
T_H	Hold time for capture	1		ms

5. Power Sequence and Timing

Power up & Power down sequence




Figure 4 Power Sequence

Table 8 Power Sequence Timing

Symbol	Minimum	Maximum	Description
T1	0us	20ms	Normal power 3.3V/2.5V to Normal power 1.05V
T2	100ms		Normal power 3.3V/2.5 to PERSTN deassert
T3	1ms		Crystal stable to PERSTN deassert
T4	100us		UPE_CLK* stable to PERSTN deassert
T5	1us		PERSTN asserted to Normal power off
T6	0us		PERSTN assert to Crystal off
T7	0us		PERSTN assert to UPE clock off

6. Electrical Characteristic

6.1 Power Rail Specification

6.1.1 Absolute Maximum Ratings

Table 9 Absolute Maximum Ratings

Parameter	Range	Unit
Power Supply for Core Power	-0.5 ~ VDD105 +0.5	V
Power Supply for PHY Power	-0.5 ~ VCC25 +0.5	V
Power Supply for IO Power	-0.5 ~ VCC33 +0.5	V
DC Input Voltage for IO	-0.5 ~ VCC33 +0.5	V
Output Voltage for IO	-0.5 ~ VCC33 +0.5	V
Storage Temperature	JEDEC J-STD-033B MSL 3	
HBM ESD	+/-4KV	
MM ESD	+/-200V	

6.1.2 Recommended Operating Conditions

Table 10 Recommended Operating Conditions

Symbols	Parameter	Min.	Typ.	Max.	Units
VCC33	Normal Power Supply	3.0	3.3	3.6	V
VCC25	Normal Power Supply	2.25	2.5	2.75	V
VDD105	Normal Power Supply	1.00	1.05	1.1	V
VSUS33	Suspend Power Supply	3.0	3.3	3.6	V
VSUS105	Suspend Power Supply	1.00	1.05	1.1	V
Tj	Operating Junction Temperature	0	25	90	°C
Tc	Operating Case Temperature	0	25	85	°C

6.2 DC Characteristic

Table 11 Electrical Characteristic of Digital Pins (GPIO, Miscellaneous)

Symbols	Parameter	Min.	Typ.	Max.	Units	Remark
V _{IH}	Input High Level	2			V	
V _{IL}	Input Low Level			0.8	V	
V _{HYS}	Input Hysteresis	0.32	0.37	0.4	V	
V _{TH-L2H}	VTH of Schmitt Trigger low to high	1.4	1.6	1.8	V	
V _{TH-H2L}	VTH of Schmitt Trigger high to low	1	1.23	1.4	V	
R _{UP}	Internal Pull-up resistance while Vin=0V	65	96	140	KΩ	
	Internal Pull-up resistance while Vin=VCCH/2 V	38	56	81	KΩ	
I _{IL-UP}	Input pull-up leakage current while Vin=0V	21	34.4	56	uA	
	Input pull-up leakage current while Vin=VCCH/2 V	18	29.4	47	uA	
R _{DOWN}	Internal Pull-down resistance while Vin=0V	59	96	142	KΩ	
	Internal Pull-down resistance while Vin=VCCH/2 V	35	55	79	KΩ	
I _{IL-DOWN}	Input pull-down leakage current while Vin=0V	21	34.5	60	uA	
	Input pull-down leakage current while Vin=VCCH/2 V	18	30	50	uA	
V _{OH}	Output High Voltage @IOH	2.4			V	
V _{OL}	Output Low Voltage @IOL			0.4	V	
I _{OH}	Driving Current of Output High	12			mA	
I _{OL}	Driving Current of Output Low	12			mA	

6.3 System Clock Specification

6.3.1 System Clock Description

Table 12 System Clock Description

Clock Domain	Frequency	Source
XI, XO	25MHz	25MHz Crystal
PECLKP, PECLKN	100MHz	Main Clock Generator

6.3.2 System Clock Input Frequency Specification

Table 13 Crystal AC Specification

Symbol	Parameter	Min.	Typ	Max.	Unit
f _{XTAL}	Frequency		25		MHz
Δf _{XTAL}	Long Term Stability (at 25°C)	-30		30	ppm
T _c	Temperature Stability	-30		30	ppm
FA	Aging	-5		5	ppm
C _L	Load Capacitance (Single-end mode)		16		pF
C ₀	Shunt Capacitance	1	3	7	pF

Table 14 Clock Oscillator Electrical Specification

Symbol	Parameter	Min.	Typ	Max.	Unit
f _{CLK}	Frequency		25		MHz
Δf _{CLK}	Long Term Stability (all condition)	-150		150	ppm
C _X	External Load Capacitance (Differential mode)		8		pF
C _{TOTAL}	Total External Equivalent Capacitance from XI pin to XO pin (Differential mode)	9	11	15	Pf
R _{TOTAL}	Total External Equivalent Series Resistance from XI pin to XO pin			60	Ω

Table 15 UPE_CLK AC Specification

Symbol	Parameter	100 MHz Input		Unit
		Min	Max	
V _{IH}	Differential Input high voltage	+150		mV
V _{IL}	Differential Input low voltage		-150mV	mV
V _{CROSS}	Absolute crossing point voltage	+250	+550	mV
T _{PERIOD_AVG}	Average clock period accuracy	-300	+300	ppm
T _{CCJITTER}	Cycle to Cycle jitter		150	ps
T _{DC}	Reference Duty Cycle	40	60	%
Rising Edge Rate	Rising Edge Rate	0.6	4.0	V/ns
Falling Edge Rate	falling Edge Rate	-4.0	-0.6	V/ns

7. Power Consumption

Table 16 power consumption

	Full Running	Idle (L1 enable)	Suspend (Normal power off)
VCC33 (mA)	100	TBD	N/A
VDD105 (mA)	493		N/A
Total Power (mW)	847		0

8. Package Information

8.1 Package Overview




Figure 5 Package information

8.2 Chip temperature

Table 17 Chip temperature equation

Symbol	Parameter	How to get?
Ta	Ambient temperature	Measure temperature around chip
Tj	Operating junction temperature	$T_j = \theta_{ja} * \text{power} + T_a$
Tc	Operating case temperature	$T_c = T_j - \psi_{jt} * \text{power}$
θ_{ja}	Junction to Ambient thermal resistance	Provided by package vendor: 25.8
ψ_{jt}	Junction to top thermal characterization	Provided by package vendor: 0.08
Power	Chip power consumption	Measure chip power consumption (Max: 0.847 W)

- **Thermal test board condition, please refer to JEDEC JESD51-5**
- **Thermal Test Method Environmental Conditions refer JESD51-2**
- **Example: If chip power consumption is TBDW; Ta=25°C**
 $T_j = 25.8 * 0.847 + 25 = 46.8^{\circ}\text{C}$
 $T_c = 46.8 - 0.08 * 0.847 = 46.7^{\circ}\text{C}$